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(57) ABSTRACT 
A heterojunction transistor With high mobility carriers in the 
channel region includes a source region and a drain region 
formed in a semiconductor body With the source region and 
the drain region comprising doped semiconductor alloys 
separated from the substrate by heterojunctions. A channel 
region is provided betWeen the source region and the drain 
region comprising an undoped layer of an alloy of the 
semiconductor material and a deposited layer of material of 
the semiconductor body overlying the undoped layer. A gate 
electrode is formed on a gate oxide over the channel region. 
In fabricating the high mobility heterojunction transistor, the 
spaced source and drain regions are formed in the substrate 
by implanting dopant of conductivity type opposite to the 
substrate and a material in the alloy and then annealing the 
structure to form the alloy of the semiconductor material 
under the undoped layer. 
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HIGH MOBILITY HETEROJUNCTION 
TRANSISTOR AND METHOD 
BACKGROUND OF THE INVENTION 
This invention relates generally to semiconductor 
transistors, and more particularly the invention relates to a 
?eld effect transistor having a heterostructure quantum Well 
as a conducting channel betWeen a source and drain, each 
comprising a semiconductor alloy and having heterojunc 
tions. 
Cost effective scaling has become a major challenge in 
silicon MOSFET technology. Traditional techniques are 
starting to fail in reducing certain undesirable physical 
effects as device dimensions shrink doWn to the sub-0.1 
micron regime. HoWever, bandgap engineering can provide 
one more degree of freedom in device design. In order to 
reduce bulk punchthrough and drain-induced barrier loWer 
ing (DIBL), a type of heterojunction MOSFET 
(HJMOSFET) With band offset at the source/drain junctions 
has been proposed by Hareland, Tasch, and MaZier in “NeW 
Structural Approach For Reducing Punchthrough Current in 
Deep Submicrometer MOSFETs and Extending MOSFETs 
Scaling”, IEEE Electronics Letters, Vol. 29, No. 21, pages 
1894—1896, (October 1993), and in “Analysis of a Hetero 
junction MOSFET Structure For Deep Submicron Scaling”, 
Proceedings of the 21st International Symp. on Compound 
Semiconductors, pages 18—22, (September 1994). See also 
Verheyen et al., “A Vertical Si/Si1_xGex Heterojunction 
pMOSFET With Reduced DIBL Sensitivity, Using a Novel 
Gate Dielectric Approach”, 1999 International Symp. On 
VLSI Technology, System and Applications, pages 19—22 
(1999). In this structure, Bandgap Engineering is performed 
horizontally to tailor the potential along the channel. Com 
pared to a silicon control device, a HJMOSFET has loWer 
off-state leakage current and a smaller subthreshold sWing. 
HoWever, the drive current in a HJMOSFET is normally 
50—60% loWer because most of the carriers have to quantum 
mechanically tunnel through the potential barrier betWeen 
the source and drain. See also US. Pat. No. 5,155,571 Which 
discloses a MOSFET in Which source and drain are formed 
in a silicon substrate With a GeSi channel region therebe 
tWeen. 
SUMMARY OF THE INVENTION 
In accordance With the invention, the performance of a 
MOSFET is improved by incorporating a heterostructure 
quantum Well in the conducting channel in HJMOSFETs. 
The band offsets betWeen the source/drain and the channel 
are eliminated While the band offsets betWeen the source/ 
drain and the semiconductor substrate are retained. Thus, 
Bandgap Engineering is noW performed in both the hori 
Zontal and vertical dimensions. 
More particularly, the high mobility heterojunction tran 
sistor in accordance With the invention includes a semicon 
ductor body of one conductivity type, a source region and a 
drain region of opposite conductivity type formed in the 
semiconductor body With each of the source and the drain 
separated from the substrate by a heterojunction. A channel 
region is provided betWeen the source region and the drain 
region Which comprises an undoped layer of an alloy of the 
material of the semiconductor body, and a layer of the 
material of the semiconductor body overlying the undoped 
layer. A gate electrode is provided betWeen the source and 
drain regions on an insulating layer formed on the semicon 
ductor layer. 
In a preferred embodiment, the source and drain regions 








dopant of the opposite conductivity type and a material in 
the alloy of the semiconductor material Which are annealed 
to form an alloy of the semiconductor material under the 
heterostructure quantum Well of the channel region. The 
doped layer of semiconductor material overlying the 
undoped alloy layer is oXidiZed to form a gate dielectric on 
Which the gate electrode is formed. 
The invention and objects and features thereof Will be 
more readily apparent for the folloWing detailed description 
and appended claims When taken With the draWings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a section vieW illustrating a high mobility 
heterojunction transistor in accordance With one embodi 
ment of the invention. 
FIGS. 2a—2c are section vieWs illustrating steps in fabri 
cating the heterojunction transistor of FIG. 1. 
DETAILED DESCRIPTION OF ILLUSTRATIVE 
EMBODIMENTS 
FIG. 1 is a section vieW illustrating a preferred embodi 
ment of a p-channel, high mobility heterojunction transistor 
(PHMHJT) in accordance With the invention. In this 
embodiment, the transistor is fabricated in an n-doped 
silicon substrate 10 With spaced-apart source region 12 and 
drain region 14 separated by a channel region over Which is 
formed a polysilicon gate 16 on a silicon oXide layer 18. The 
sides of polysilicon gate 16 adjacent to source 12 and drain 
14 have oXidiZed layers 20 and silicon oXide spacers 22, and 
silicide layers and metal contacts 24 are made on the 
surfaces of source 12 and drain 14. The silicide can be a 
refractory metal silicide With the contact being aluminum, 
for eXample. 
The channel region of the transistor comprises a silicon 
germanium alloy layer 30 With a p+ silicon layer 32 under 
SiGe layer 30 and a cap layer 34 of silicon (doped or 
undoped) overlying SiGe layer 30. Unlike a traditional SiGe 
MODFET, the total thickness of silicon cap layer 34 and 
SiGe channel layer 30 is very thin, roughly on the order of 
the inversion layer thickness. 
Each of source 12 and drain 14 comprises a p+ SiGe 
region Which forms a heterojunction With the silicon sub 
strate 10 and suppresses bulk punchthrough and DIBL. The 
doped source and drain regions eXtend to the surface of layer 
34. 
Device performance is signi?cantly enhanced in the 
device of FIG. 1 With a large drive current similar to a SiGe 
MODFET and better subthreshold characteristics similar to 
a SiGe HJMOSFET. This translates to higher sWitching 
speeds and transconductances, loWer transit times, and loWer 
off-gate leakage current than in a conventional silicon 
pMOSFET. 
The use of a heterostructure quantum Well channel With 
the SiGe layer 30 improves drive current because there are 
no heterojunction-induced potential barriers to tunnel 
through in the on-state condition for the carriers in the 
channel. Therefore, source injection is signi?cantly 
enhanced compared to a HJMOSFET. Further, the carriers 
are con?ned in the smaller-bandgap channel Where the 
mobility is very high. With the pHMHJT, high mobility is 
achieved due to strain-induced reduced hole effective mass 
and reduced inter-valley scattering, less surface roughness 
scattering in the buried channel, and less ioniZed impurity 
scattering if the channel has a modulated doping pro?le. 
Also, the absolute value of the threshold voltage is reduced 
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due to the smaller ?at-band voltage in the SiGe channel. 
Further, the build-in potential barriers provided by the 
heterojunctions in the bulk semiconductor material are not 
easily in?uenced by applied voltages. Therefore, this 
reduces the subthreshold swing, the shift and threshold 
voltage due to DIBL, and the off-date leakage current caused 
by bulk punchthrough and DIBL. 
Consider noW FIG. 2a and the fabrication of a Si/SiGe 
pHMHJT With tWo-dimensional bandgap engineering in a 
planar con?guration using crystal groWth technique such as 
molecular beam epitaxy (MBE) or knoWn chemical vapor 
deposition (CVD) processing. First, a thin in situ modulation 
doped p+ silicon layer 32 is groWn on the n-silicon (100) 
substrate 10, and then an undoped Si1_xGex epitaxial layer 
30 is groWn. Carriers from p+ silicon layer 32 Will spill over 
into the undoped Si1_xGex layer 30 and form the channel of 
the transistor. This is folloWed by the deposition of silicon 
layer 34 Which results in another thin layer of modulation 
doped p+ silicon or an undoped silicon layer. Layer 34 serves 
as a cap layer as Well as a sacri?cial layer for gate oxidation. 
Without the cap layer 34, poor interface betWeen the strained 
SiGe layer 30 and the gate oxide 22 Would deteriorate the 
device performance. 
After the layers are groWn, gate oxidation is performed to 
form oxide layer 18 folloWed by the polysilicon gate layer 
fabrication. The polysilicon gate is doped, photolithographi 
cally patterned, an etched to form gate 16, folloWed by 
sideWall 20 formation by reoxidation as shoWn in FIG. 2a. 
Thereafter, as shoWn in FIG. 2b, boron is implanted and 
high energy germanium is implanted folloWed by loW tem 
perature anneal in order to form the crystalliZed strained 
SiGe regions 12‘, 14‘ using solid phase epitaxy (SPE). The 
boron can be activated Without undue diffusion and extends 
the source and drain regions to the surface of layer 34. 
HoWever, the step needs to be controlled such that the p+ 
dopant Will not diffuse beyond the heterojunctions of the 
source and drain into the bulk silicon of the substrate. 
OtherWise, the bene?t of the built-in band offsets Will be 
greatly decreased. The SiGe layer 30 extends into the source 
and drain regions. 
Finally, as shoWn in FIG. 2c, oxide spacers 22 are formed 
in abutment With sideWall oxide layers 20 adjacent to the 
source and drain, and then contacts are made to the source 
and drain by forming silicide layers of a refractory metal, for 
example, on the source and drain, and then a metal such as 
aluminum forming ohmic contacts 24 to the silicide layers. 
A device in accordance With the invention may not need 
lightly doped drain (LDD) or ultrashalloW source/drain 
extensions in a sub-0.1 micron HMHJT since hot carrier 
effects may not be signi?cant due to scaled voltages, and 
bulk punchthrough and DIBL should be greatly suppressed 
by the potential barriers at the heterojunctions With the bulk 
silicon. This signi?cantly simpli?es the fabrication process, 
hoWever such features could be included in the device 
structure to further enhance performance. While the inven 
tion has been described With reference to SiGe pMOSFETs, 
the invention can be realiZed in both n- and -p MOSFET 
With any suitable heterostructure material system. Such 
devices are particularly applicable in very high speed, loW 
leakage sub-100 nm devices and microWave circuits for 
telecommunications applications, for example. Any problem 
of transient enhanced diffusion (TED) of boron in the SiGe 
PHMHJT can be solved by incorporating a small amount of 
carbon in the SiGe layer. 
Thus, While the invention has been described With refer 





of the invention and is not to be construed as limiting the 
invention. Various modi?cations and applications may occur 
to those skilled in the art Without departing from the true 
spirit and scope of the invention as de?ned by the appended 
claims. 
What is claimed is: 
1. A heterojunction transistor comprising: 
a) a silicon substrate of one conductivity type; 
b) a silicon epitaxial layer of opposite conductivity type 
groWn on the substrate; 
c) an undoped layer of a silicon alloy formed on the 
epitaxial layer, 
d) a deposited layer of silicon material on the undoped 
layer, 
e) spaced source and drain regions formed in the silicon 
substrate and comprising an alloy of the silicon mate 
rial and of opposite conductivity type, the source and 
drain regions forming a heterojunction With the silicon 
substrate and extending to the surface of the deposited 
layer, and 
f) a gate electrode betWeen the source and drain regions 
on an insulating layer formed on the deposited layer. 
2. The heterojunction transistor as de?ned by claim 1 
Wherein the spaced source and drain regions are formed in 
the substrate by implanted dopant of the opposite conduc 
tivity type and a material in the silicon alloy and then 
annealed to form the alloy of the silicon material. 
3. The heterojunction transistor as de?ned by claim 2 
Wherein the alloy is silicon germanium. 
4. The heterojunction transistor as de?ned by claim 3 
Wherein the one conductivity type is n-type and the opposite 
conductivity is p-type. 
5. The heterojunction transistor as de?ned by claim 3 
Wherein the epitaxial layer is modulation doped. 
6. The heterojunction transistor as de?ned by claim 5 
Wherein the deposited layer is undoped. 
7. The heterojunction transistor as de?ned by claim 5 
Wherein the deposited layer is doped of second conductivity 
type. 
8. The heterojunction transistor as de?ned by claim 7 
Wherein the deposited layer is modulation doped. 
9. The heterojunction transistor as de?ned by claim 5 
Wherein the gate electrode has dielectric spacers on sides 
thereof adjacent to the source region and adjacent to the 
drain region, and further including contacts on the surfaces 
of the source region and the drain region. 
10. The heterojunction transistor as de?ned by claim 1 
Wherein the alloy is silicon germanium. 
11. The heterojunction transistor as de?ned by claim 10 
Wherein the one conductivity type is n-type and the opposite 
conductivity is p-type. 
12. The heterojunction transistor as de?ned by claim 10 
Wherein the epitaxial layer is modulation doped. 
13. The heterojunction transistor as de?ned by claim 12 
Wherein the deposited layer is undoped. 
14. The heterojunction transistor as de?ned by claim 12 
Wherein the deposited layer is doped of second conductivity 
type. 
15. The heterojunction transistor as de?ned by claim 14 
Wherein the deposited layer is modulation doped. 
16. A method of fabricating a heterojunction transistor 
comprising the steps of: 
a) providing a silicon substrate of one conductivity type, 
b) groWing an epitaxial layer of silicon material of oppo 
site conductivity type on the substrate, 
c) forming an undoped layer of an alloy of the silicon 
material on the epitaxial layer, 
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d) depositing a layer of silicon material on the undoped 
layer; 
e) forming spaced source and drain regions in the silicon 
substrate comprising an alloy of the silicon material 
and of opposite conductivity type under the undoped 
layer, the source and drain regions forming a hetero 
junction With the silicon substrate and extending to the 
surface of the deposited layer, and 
f) forming a gate electrode betWeen the source and drain 
regions on an insulating layer formed on the deposited 
layer. 
17. The method as de?ned by claim 16 Wherein the spaced 
source and drain regions are formed in the substrate by 
implanting dopant of the opposite conductivity type and a 
material in the silicon alloy and then annealing to form the 
alloy of the semiconductor material under the undoped layer. 
18. The method as de?ned by claim 17 Wherein the alloy 
is silicon germanium. 
19. The method as de?ned by claim 18 Wherein the 
epitaXial layer is modulation doped. 
20. The method as de?ned by claim 19 Wherein the 
deposited layer is undoped. 
21. The method as de?ned by claim 19 Wherein the 
deposited layer is doped of a second conductivity type. 
22. The method as de?ned by claim 21 Wherein the 
deposited layer is modulation doped. 
23. A high mobility heterojunction transistor comprising: 
a) a silicon substrate of one conductivity type; 
b) a source region and a drain region comprising an alloy 
of the silicon material formed of opposite conductivity 
type in the silicon substrate With the source region and 





c) a channel region betWeen the source region and the 
drain region and comprising an undoped layer of an 
alloy of the material of the semiconductor body and a 
deposited layer of the material of the semiconductor 
body overlying the undoped layer, the undoped layer 
extending into the source region and the drain region, 
and 
d) a gate electrode betWeen the source region and drain 
region on an insulating layer formed on the deposited 
layer. 
24. The transistor as de?ned by claim 23 Wherein the 
spaced source region and drain region are formed in the 
silicon substrate by implanting dopant of the opposite con 
ductivity type and a material in the silicon alloy and then 
annealed to form the alloy of the silicon material. 
25. The transistor as de?ned by claim 24 Wherein the alloy 
is silicon germanium. 
26. The transistor as de?ned by claim 25 and further 
including an epitaXial layer of semiconductor material of 
opposite conductivity type groWn on the substrate under the 
undoped layer. 
27. The transistor as de?ned by claim 26 Wherein the 
epitaXial layer is modulation doped. 
28. The transistor as de?ned by claim 27 Wherein the 
deposited layer is undoped. 
29. The transistor as de?ned by claim 27 Wherein the 
deposited layer is doped of a second conductivity type. 
30. The transistor as de?ned by claim 29 Wherein the 
deposited layer is modulation doped. 
* * * * * 
